

DFP2INT

Floating Point To Integer Pipelined Converter

v. 2.20

OVERVIEW

The DFP2INT is the pipelined floating point to integer converter. The input and output numbers format conforms to IEEE-754 standard. DFP2INT supports single precision real numbers and double word integers (4 Bytes). Convert operation is pipelined to 2 levels. Input data are fed every clock cycle. The first result appears after latency equal to 2 clock periods and next results are available each clock cycle. Full precision and accuracy are accomplished.

APPLICATION

- Math coprocessors
- DSP algorithms
- Embedded arithmetic coprocessor
- Data processing & control

KEY FEATURES

- Full IEEE-754 compliance
- Single precision real input numbers
- Double word output numbers(4 Bytes)
- Simple interface
- No programming required
- 2 levels pipelining
- Full accuracy and precision
- Results available at every clock
- Overflow, underflow and invalid operation flags
- Fully configurable

- Fully synthesizable, static synchronous design with no internal tri-states

DELIVERABLES

- ◆ Source code:
 - VHDL Source Code or/and
 - VERILOG Source Code or/and
 - FPGA netlist
- ◆ VHDL & VERILOG test bench environment
 - Active-HDL automatic simulation macros
 - NCSim automatic simulation macros
 - ModelSim automatic simulation macros
 - Tests with reference responses
- ◆ Technical documentation
 - Installation notes
 - HDL core specification
 - Datasheet
- ◆ Synthesis scripts
- ◆ Example application
- ◆ Technical support
 - IP Core implementation support
 - 3 months maintenance
 - Delivery the IP Core updates, minor and major versions changes
 - Delivery the documentation updates
 - Phone & email support

LICENSING

Comprehensible and clearly defined licensing methods, without royalty-per-chip fees, make using of IP Core easy and simple.


Single Site license option – it is dedicated for small and middle sized companies, running their business at one location.

Multi Sites license option – it is dedicated for corporate customers, running their business at several places. Licensed product can be used in selected company branches. In all cases, number of IP Core instantiation within a project and number of manufactured chips are unlimited. The license is royalty-per-chip free. There is no restrictions regarding the time of use.

There are two formats of delivered IP Core

- VHDL, Verilog RTL synthesizable source code called HDL Source
- FPGA EDIF/NGO/NGD/QXP/VQM called Netlist

SYMBOL



PINS DESCRIPTION

PIN	TYPE	DESCRIPTION
clk	Input	Global system clock
rst	Input	Global system reset
en	Input	Enable computing
dataai[31:0]	Input	Data bus input
datao[31:0]	Output	Data bus output
ofo	Output	Overflow flag
ufo	Output	Underflow flag
ifo	Output	Invalid result flag


PERFORMANCE

The following table gives a survey about the Core area and performance in the LATTICE® devices after Place & Route :

Device	Speed grade	LUTs/PFUs	F _{max}
ORCA 3	-7	279/49	40 MHz
ORCA 4	-3	384/63	71 MHz
ispXPGA	-5	436/114	94 MHz

Core performance in LATTICE® devices

BLOCK DIAGRAM



Arguments Checker - performs input data analysis against IEEE-754 number standard compliance. The appropriate numbers and information about the input data classes are given, as the results to the Main FP Pipelined Unit.

Main FP Pipelined Unit - performs floating point to integer conversion. Gives the complex information about the results to Result Composer module.

Result Composer - performs result rounding function, data alignment to IEEE-754 standard, and the final flags setting.



CONTACT

For any modification or special request, please contact Digital Core Design or local distributors.

Headquarters:

Wroclawska 94

41-902 Bytom, POLAND

e-mail: : info@dcd.pl

tel. : +48 32 282 82 66

fax : +48 32 282 74 37

Distributors:

Please check: <http://dcd.pl/sales/>